Semiconducting carbon nanotube (CNT) field effect transistor (FET) is attractive for constructing three-dimensional (3D) integrated circuits (ICs) because of its low-temperature processes and low power dissipation. However, CNT based 3D ICs reported usually suffered from lower performance than that of monolayer CNT ICs. In this work, we develop a 3D IC technology through integrating multi-layer high performance CNT film FETs into one chip, and show that it promotes the operation speed of CNT based 3D ICs considerably. We also explore the advantage on ICs of 3D architecture, which brings 38% improvement on speed over two-dimensional (2D) one. Specially, we demonstrate the fabrication of 3D five-stage ring-oscillator circuits with an oscillation frequency of up to 680 MHz and stage delay of 0.15 ns, which represents the highest speed of 3D CNT-based ICs.
Introduction
In the past several decades, the development of integrated circuits (ICs) was mainly based on the aggressively scaling down of the complementary metal-oxide-semiconductor (CMOS) field-effect transistors (FETs). However, this development mode has already encountered enormous difficulties such as increased manufacture cost and IC's power dissipation [1] [2] [3] [4] . Besides scaling down the transistor size, three-dimensional (3D) ICs stacking of multiple transistor layers into one chip can also increase the overall IC density and performance, and thus attract widespread interests [5] [6] [7] [8] . In 3D ICs, the interconnects between FETs on separate layers can be made shorter, and then result in improved performance and power dissipations [9] [10] [11] [12] [13] [14] . Furthermore, 3D ICs can integrate multiplefunctional layers of devices into one chip to construct powerful system on chip (SOC) [15, 16] . However, the main challenge of developing 3D ICs is the thermal budget during fabricating process [17, 18] . The second layer of high performance devices and beyond require high-temperature processing, which may destroy the existing lower layers of devices and metallization materials. Carbon nanotube (CNT)-based transistor has been considered as a promising building block for future ICs due to, among other things, its simple fabrication process, high performance and low power dissipation [19] [20] [21] [22] [23] [24] . Indeed, CNT FETs have been investigated extensively for constructing 3D ICs [14, [25] [26] [27] . This is because first and foremost, high-performance CNT transistors can be fabricated through all low-temperature (below 300 °C) processes via using high purity CNTs and well established transfer and deposition methods of film preparation [28, 29] , which fundamentally solves the problem of thermal budget in conventional 3D technology. Second, semiconducting CNTs are suitable for constructing multiple kinds of devices with different functions, including CMOS FETs, sensors, and memories which provide the advantage to form 3D SOCs [30] [31] [32] . Third, the advantage of low power dissipation in CNT ICs will contribute to effectively relieve severe heat dissipation, which is another concerned issue in the future development of 3D ICs [33, 34] .
To date, many researches on 3D integration of CNT devices have been demonstrated [25] [26] [27] 35] . Several kinds of 3D architecture ICs, including NOR, NAND and 15-stage ring oscillators were fabricated on polyimide (PI) substrates [35] , and even a 3D transformative nanosystem consisting of layers of computing, data storage, and input and output has been demonstrated to show the potential of 3D CNT ICs in energy-efficient computing for future data-intensive applications [25] . However, limited by the immature fabricating technology, the existing CNT based 3D ICs exhibited much lower performance than these conventional CMOS ICs, or even lower than the monolayer CNT ICs, which hampered the practical applications of CNT based 3D IC technology. The on-state or driving current of transistors in reported CNT 3D ICs is generally lower than 5 μA/μm [25] [26] [27] 35] , which is much lower than the corresponding value (several hundred μA/μm) of two-dimensional (2D) CNT field-effect transistors (FETs). The ultra-low driving current must lead to low actual operation speed of circuits [36] , for example, the typical stage delays are approximately 40 μs at supply voltage VDD = 5 V [35] . In this work, we develop the 3D integration technology through integrating multi-layer high performance CNT film FETs into one chip, and then promote the operation speed of CNT based 3D ICs. We also explore the advantage on ICs from 3D architecture, which brings 38% improvement on speed over 2D one. Specially, we demonstrate the fabrication of 3D five-stage ring oscillators (ROs) with the oscillation frequency of up to 680 MHz and stage delays of 0.15 ns, which represents the highest speed of 3D CNT-based ICs.
Address correspondence to Zhiyong Zhang, zyzhang@pku.edu.cn; Lianmao Peng, lmpeng@pku.edu.cn 2 Results and discussion Figure 1(a) shows the schematic of our 3D ICs scheme, which contains two layers of active transistors and a single layer metallization as interconnection between the two layers of devices. Each layer of top-gate FETs are fabricated based on solution-derived random CNT films by the processing flow described in Experimental Section. After fabrication of the first-layer devices and ICs (named layer-1 herein), a SiO2 layer was grown at 80 °C by plasma enhanced chemical vapour deposition (PECVD) to act as interlayer dielectric layer. It is worth mentioning that the interlayer dielectrics are fabricated following two principles. At first, we use SiO2 inter-layer thick enough (200 nm here) to reduce the parasitic capacitances of wires, active regions or contacts between two layers, and then reduce the corresponding resistive-capacitive (RC) delay. Second, smooth surface is necessary for the PECVD grown SiO2 interlayer to ensure the fabrication of high performance CNT film FETs in the second layer. The second CNT film is then deposited and the top-gated FETs (named layer-2 herein) are fabricated based on it according to the same processing flow as the first layer. Metallization layer as interconnection between CNTFETs in layer-1 and layer-2 was fabricated by patterning vertical interconnect access (VIA) and metallic wires. The highest processing temperature in the whole process flow is 170 °C, which is in the range of thermal budget. The 3D integration technology developed here represents a universal low temperature method to construct nanomaterial-based 3D ICs containing as many layers of devices as possible through repeating the device fabrication flow. Although large VIA with size of 7 μm × 4 μm used here lowered the integration density of the 3D ICs, there is a big room to shrink the VIA through optimizing processing. The fabricated CNT FETs in layer-1 and layer-2 are shown as scanning electron microscope (SEM) images in Figs. 1(b) and 1(c), respectively. CNT FETs in layer-1 present typical p-type transfer characteristics (drain current IDS-gate voltage VGS) and output characteristics as shown in Figs. 1(d) and 1(e), demonstrating a high current on/off ratio (> 10 5 ) mainly owing to the high semiconducting purity of the CNTs used in this study (higher than 99.99%). It is highlighted that the typical CNT FETs with 500 nm channel length (LCH) present high peak transconductance gm and driving current density ION of 111 μS/μm and 77 μA/μm (at VDS = -2 V, VGS = -2 V), respectively, as well as a relative low subthreshold swing (SS) of 180 mV/decade. Both of the on-state performance and switching-off parameters are much better than those in previously reported CNT 3D ICs [25] [26] [27] 35] , and even amongst the best FETs built on CNT films [28, 37] . The FETs in layer-2 also exhibit p-type characteristics (Figs. 1(f) and 1(g)) with the lower performance than the FETs in layer-1, including transconductance gm of 43 μS/μm and ION of 26 μA/μm, which is however still higher than those in previously reported 3D ICs [25] [26] [27] 35] . Notably, the decline on FET performance in layer-2 (comparing to layer-1) is mainly owing to the large roughness of SiO2 inter-layer, which goes against the deposition of CNT film and leads to a density of CNT film lower than that in layer-1. Moreover, we have to use thicker HfO2 film (with a thickness of 20 nm) in FETs at layer-2 than that (13 nm) in FETs at layer-1 to reduce the gate current leakage induced by the increased roughness. The thicker gate insulator leads to smaller gate capacitance (Cox), and then induces lowered peak transconductance in CNT FETs at layer-2. As a result, the SS and current on/off ratio are better than those in layer-1 [38] . Indeed, we can achieve more smooth inter-layer dielectrics to obtain the CNT density as high as in layer-1 if the advanced planarization technologies like chemical mechanical polishing (CMP) is utilized [39] . Although there is statistical difference on performance (gm as example here) between the transistors in layer-2 and layer-1 as shown in Fig. 1(h) , they present similar threshold voltage (VTH) as shown in Fig. 1(i) . The similar VTH values are vital for the co-working of CNT FETs in two layers to construct 3D ICs, while we Supplementary Material (ESM) ). The excellent inner layer performance uniformity and inter-layer VTH uniformity provide the good foundations for constructing 3D ICs in our work.
We then explore the construction of 3D ICs based on these high-performance CNT film FETs located in two layers. As the simplest ICs, 3D inverters with pure p-FET logic have been firstly demonstrated as shown in Fig. 2(a) , in which the driving transistor (in blue region) is from layer-1 and loading transistor (in red region) is from layer-2. The channel width of the loading transistors is designed to be two times to that of the driving transistors to realize a resistance match. A VIA with a size of 7 μm × 4 μm is used to realize inter layer connect between FETs in two layers. The fabricated 3D inverter presents a typical voltage transfer characteristics (VTC) as shown in Fig. 2(b) , which exhibits almost rail-to-rail output at a supply voltage VDD ranging from 1 to 0.2 V. Benefited from the good match between two kinds of FETs, our 3D CNT inverters also show large noise margin (as shown in Fig. S4 in the ESM) and high voltage gain, which increases with VDD as shown in Fig. 2(c) . The gain reaches up to 20 (at VDD = 1 V), which is much higher than the value in other reported 3D inverters based on pure p-FET or n-FET logic style using nanomaterials (Fig. 2(d) ) [26, 40, 41] .
To demonstrate the stableness and reliability of our 3D IC technology and study the advantage of 3D IC to conventional 2D one, we have further fabricated 3D five-stage ROs with circuit diagram as shown in Fig. 3(a) , which includes five inverters serially connected in a loop cascaded by an additional inverter as an output buffer. The fabricated RO is shown as the SEM image in Fig. 3(b) , which indicates that CNT FETs in layer-1 and layer-2, respectively, act as driving and loading transistors in inverters. As shown in Fig. 3(c) , a typical fabricated RO consisting of CNT FETs with LCH of 1 μm exhibits an output waveform with an oscillation frequency (fo) of 172 MHz with a supply voltage of 9 V. Such a high oscillation frequency achieved in our RO is benefitted from the compact layout of 3D architecture, which significantly reduces resistance and parasitic capacitance originated from shortened metallic wire paths. To confirm this point, we designed and fabricated 3D ROs and the 2D ROs (Fig. 3(d) ) with the same sizes including the channel length and width of FETs, the spacing of adjacent inverters that make up the RO as well as the metallic wire size. The only difference between these two circuits layouts is that the long metal wire path (marked as blue in Fig. 3(d) ) and bridge (marked as green in Fig. 3(d) ) that functions as the jumper of top wire in 2D ROs are replaced with interlayer VIA and shorter wire that locates on layer-2 in 3D RO. Although the CNT FETs consisting of 2D ROs present lightly higher performance (ION as shown in Fig. 3(e) ) than those in the 3D RO statistically, the 3D ROs present higher fo than the 2D ones under any VDD as shown in Fig. 3(f) . Therefore, the 3D architecture can bring approximately 38% improvement on performance to the conventional 2D layout design in CNT film based FETs electronics since 3D configuration can achieve more flexible routing and make more room for wire path reduction in ICs.
To further improve the oscillation frequency of the 3D ROs, we can enhance the performance of CNT FETs through scaling down their gate length. It is obvious that the FETs with LCH of 500 nm present much higher on-state current and transconductance than those with LCH of 1 μm as shown in Fig S1 in the ESM. Hence, we fabricated 42 3D 5-stage ROs consisting of scaled CNT FETs with LCH of 500 nm, and 10 of them are successful with fo (at VDD = 5 V) ranged from 50 to 300 MHz as shown in the output frequency spectrum in Fig. 4(a) . The low yield (24%) and normal uniformity are mainly due to non-optimized 3D process especially including lack of treatment of the surface of inter-layer dielectrics (ILDs). A typical RO presents oscillation frequency spectrums under various VDD as shown in Fig. 4(b) . The fo increases linearly with VDD by a high voltage sensitivity of 132 MHz/V as shown in Fig. 4(c) , and reaches up to 680 MHz at VDD of 6 V. It should be noted that the 3D five-stage RO with LCH = 500 nm here presents as high fo (680 MHz) as the 2D five-stage CNT RO with LCH = 200 nm [42] , which reflects the advantage of 3D architecture. The product of fo and LCH for FETs in our 3D RO presents a 2.5× advantage over that in the best 2D five-stage RO [42, 43] , indicating the large potential of enhancement on performance of 3D ICs only through scaling down transistors. The corresponding propagation delay τ is approximately 0.15 ns, which is much smaller than that of the fastest reported 3D ICs (1.54 ns at VDD = 8 V) based on In/As NWs or Ge/Si core/shell NWs [41] . In fact, 3D ROs in this work exhibit much lower propagation delay than all reported 3D ICs based on nanomaterials under the same or even lower VDD (Fig. 4(d) ), although either layout or fabrication process of the 3D CNT ROs is still far from being optimized. The performance advantages, especially on speed, in our 3D CNT ROs are mainly originated from the significantly improvement on performance 
Conclusion
In conclusion, we developed a 3D integration technology through integrating multi-layer high performance CNT film FETs into one chip, showing significant operation speed improvement of CNT based 3D ICs. Layers of FETs were fabricated through low temperature process (< 170°) based on randomly orientated CNT film with high-quality and high semiconducting purity. The two layers of FETs present higher performance than those in previously reported CNT 3D ICs, excellent inner layer performance uniformity and inter-layer VTH uniformity. 3D architecture provides larger room than the 2D one for optimizing layout of ICs, for example significantly shortening the interconnection path, which brings 38% improvement on speed over that of 2D. Specially, we demonstrate the fabrication of 3D five-stage ROs with an oscillation frequency of up to 680 MHz and stage delay of 0.15 ns, representing the highest speed of 3D CNT-based ICs.
Experimental

CNT film preparation
Raw arc-discharged single-walled CNTs were purchased from Carbon Solutions, Inc (CSI), and the dispersants (poly[9-(1-octylonoyl)-9H-carbazole-2,7-diyl] (PCz)) were offered by Suzuki polycondensation. 100 mg single-walled carbon nanotubes (SWCNTs) and 100 mg PCz were mixed into 100 mL toluene. The solution was then dispersed with a top-tip dispergator (Sonics VC700) at 300 W for 30 min. The dispersed solution was centrifuged for 0.5 h at 50,000g to get rid of most of the metallic nanotubes and insoluble materials. The upper 90% of the supernatant should be collected and centrifuged again for 2 h at 50,000g. Finally, the upper 90% of the supernatant was collected for use as the CNT solution. Dip-coating method was then used to prepare the CNT films. The semiconducting CNT solution was diluted by a factor of five using toluene, and SiO2/Si substrates were immersed in the diluted solution and left undisturbed for 48 h. The substrate was taken out, purged with high-purity nitrogen and then baked at 120° for about 30 min.
CNT-film field effect transistor fabrication
The self-aligned top-gated structure was adopted to fabricate highperformance CNT-based FETs. After an electron beam lithography (EBL) process, Pd/Au stack metal films of about 20/60 nm in thickness were deposited VIA electron beam evaporation on the CNT films to achieve ohmic contact to the CNTs as well as the connection wires. Reactive ionic etching (RIE) process was used to etch the unwanted CNTs (defined by another EBL process) to remove the possible leakage paths between transistors. HfO2 film with a thickness of about 13 nm (20 nm for the FETs in layer-2) and dielectrics constant of 15 was deposited by atomic layer deposition (ALD) as gate insulator, then 15 nm Pd film was deposited as the top-gate electrode. Finally, the CNT FETs were finished after a standard lift-off process.
FETs and ICs measurements
A probe station (Cascade Summit 1100) and a semiconductor analyser (Keithley 4200) were used to measure the as-fabricated CNT film FETs. The electrical performances of CNT-based 3D ROs were measured using a probe station (Cascade Summit 1100), a semiconductor analyser (Keithley 4200), an oscilloscope (Agilent DSO90404A) and a spectrum analyser (Agilent N9020A). The Keithley Blue up-triangles and magenta down-triangles, respectively, represent our CNT 3D ROs with LCH = 500 nm and LCH = 1 μm, the red circle represents the previously reported CNT film based-RO [35] , and the black square represents the InAs/GeSi NW-based RO [41] . 4200 was used to provide a supply voltage to the 3D CNT-based ROs. The Agilent DSO90404A and the Agilent N9020A were used to measure the output waveforms and the output power of the 3D CNT-based ROs, respectively.
